In this paper, we propose a high-level vatiable selection jor patiial-smn approach to improue the testability oj digital systems. The testability oj a design is evaluated at the high level based on previously pToposed contTol[abi!ity and observability mwuTes. A testability gruding technique is utilized to measure the Telative testability improvement in a design as the result oj making a subset of the variables jully controllable and observable. The variables that cause the gTeatest testability improvement aTe selected, and the selection pTocess is perjormed incrementally until no fiTtheT testability improvement can be achieved. Then the TegisteTs that correspond to the selected variables aTe placed in the scan-chain jor partial-scan implementation.
Introduction
Conventional partial-scan selection techniqu~perform the fipflop selection at the gate level after the logic structures have been reaEzed. Although high fault coverages are often achieved, the information from the higher levels of abstraction, such as the register-transfer level or behavioral level, is not app~ed to further improve the quality of the Wlpflops selected for partial scan. The lack of high-level information also causes the fllyflops to be selected from dispersed locations in a circuit. Mthough the partial-scan implm entations may prove their effectiveness during testing, they have tittle value for designers during design debug and fault diagnosis.
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In [1] , the authors presented a resource sharing technique to generate circuits tith minimal partial-scan rq uirements. The algorithm first breaks all loops formed in the control-data flow graph tith the minimal number of scan fipflops; then schedtilng and Wocation are performed tithout introducing any loops in the datapath. The testabtiity of hard-t~test registers in the circuit can be improved by sharing the same set of scan registers.
A behavioral swthesis-for-testabtitv techniaue was presented in [2]:
This technique~eneratw" easily testable nonscan or partial-scan implementations of a design by considering t=tabitity issues during resource allocation and register binding. Another behavioral synthesis approach was described in [3] . The authors defined a set of test environments to represent the testabiEty of modulw in a design. Given the scheduled data-flow graph of a design, the resource allocation algorithm is applied to generate an easily testable circuit.
A resource allocation algorithm was proposed in [4] . The algorithm first analyzw the design at the high level to identify loops such as functional loops, topological loops, single assignment loops, and multiple assignment loops. Then the a~ocation algorithm is applied to produce an acyctic structure tith minimal area and partial-scan overhead.
The authors of [5] proposed a behavioral transformation technique to minimize partial-scan require ments in synthesized circuits. By analyzing the testability cost, scheduling difficulty, and transformation dffictity during high-level synthesis, designers can generate an easfly testable circuit that requires less area and scan cost compared to the circuit synthesized from the original description. The same authors also presented a high-level partial-scan approach in [6] . In this approach, hardware sharing is utihzed to break data-dependency loops, assignment loops, sequential false loops, and register tie chques. By sharing scan registers among severti variables, the total partial-scan cost can be tilmized.
The contribution of this study is to develop a partial-scan selection technique based on high-level information of a design. Wile most high-level techniques emphasize on the testability analysis of the datapath of a system, our technique focuss on both control flow and data flow. The testabltity analysis is per-formed on the control-data flow graph of a design based on a set of controllability and observabfity metrics. A twtabifity grade is also computed for the design. The variables defined at the high level are chosen for scan based on their abifity to improve the testablhty of the system. The variable selection is performed incrementally until no further testabfity improvements can be made. A s~llar testability-based partial-scan selection approach was described in [7] . In that approach, testabihty measures are developed to guide the selection process based on the t=tablfity impact of each fipflop. bstead of selecting indlvidud filpflops, our approach analyzes a design at the high level and selects the variables that contribute the most to improving the testabl~ty of a design.
After the desired variables are chosen, the registers that correspond to these variables are selected for p~ial-scan implementation. The output of our technique is a testability-and-cost graph that estimates the amount of partial-scan requirements needed to achieve high testabWlty. The graph ako Wows designers to control the trad~ofi between scan cost and testabtilty improvement. The proposed approach is independent of the synthesis procedure and the test generation dalgorithm as long as there exists a mapping between the gatelevel registers and variables defined in the highlevel description. l~le wi~describe the high-level testabtiity analysis method and the testability grading technique in Section 2. The proposed variable selection algorithm will be discussed in Section 3, fo~owed by experimental re salts in Section 4. Section 5 contains the conclusion of this study.
Testability Analysis
Testability metrics were proposed in [8] to evaluate the test ablfity of a design at the high-level. The control-data flow graph (CDFG) is first extracted from the high-level description of a design. Then the graph is analyzed based on the contro~abtity and observability metrics. The goal of controllability and observabdity analysis is to estimate the test ab&ty of branch conditions, functional units, and variables defined in the design. Then the result of the testabltity analysis can be summarized to form a testability grade for the sy% tern. In tfi work, a node within a CDFG is the locus of execution for the system if it is currently being executed by the system. The testabltity defitions are summarized as foHows.
DEF~ITION
C-1: An assignment node in the CDFG has controllability cost C if all of its operands can be controlled by the prima~inputs C clock cycles before the locus Troches the node, where C is a specific integer.
DEFMTION C-2: An assignment node in the CDFG is noncontrollable if one or more of its operands cannot be controlled by the ptima~inputs within any predetermined number of clock cycles pn.or to the locus Teaching the node. This node has controllability cost C equal to infinity. DEF~ITION C-3: A branch of a decision node has controllability cost C if the outcome of the branch condition can be controlled to take that branch by the ptimary inputs C clock cycles before the locus Teaches the node, wheTe C is a specific integeT.
DEFI~TION

C-4: A bTanch of a decision node is noncontrollable
if the outcome of the branch condition cannot be controlled to take that branch by the primaTy inputs within any pTedeteTmined numbeT of clock cycles pm.oT to the 10CUSTeaching the node. This bTanch has controllability cost C equal to infinity. k our experiments, the infinity value is typically set to a large integer. It should be noted that the twtability measures defined above are used for guidance, and therefore the accuracy of C and O is not extremely important. men high-level synthesis is used, the clock cycle boundaries may not be known exactly before synthesis. Therefore, one needs to approximate the above measures. One approximation is to count the number of register transfer (RT) statements in place of clock cycles. Basically, the controllab~lty cost estimates the level of difficulty in control~ig a node from the primary inputs, and the observabihty cost approximates the level of difficulty in propagating the value of a node to the primary outputs.
Controllability analysis
Before starting the computation of controllability measures, all noninput variables have controllabltity costs equal to infinity, and all primary inputs and constant values have controllability cost equal to zero. For an assignment node in the CDFG, the destination variable can be controlled within one cycle after the operands are contro~ed. The controflab~lty cost rep resents the number of RT statements required to control anode. Therefore, the destination variable and the tictional unit denoted by the RT statement have controllabfity cost equal to the mtium contro~abitity cost of the operands plus one. The formula to compute controllablfity cost, for the destination variable is
During the contro~abfity evaluation of the CDFG, the contro~abifity cost of a variable is recordea every time it is computes. The number of dfferent controllabtlty costs for mch variable is equal to the number of RT statements in which it is the aesignatea destination variable. The combiuea controllabfilty value for a variable is calctiatea by taking the average of au the controllabihty costs recoraea for the variable. This average controllability value represents the abihty of the primary inputs to control the variable.
2.2
Obserwbility analysis bitially, all nonoutput variablw have observability costs equal to infinity, ana W primary outputs have observabifim costs equal to zero. The algorithm starts mtiththe last nose in the CDFG. Ml functional units that assign their results to a primary output have observabi~ty costs equal to zero, because thwe results are immediately observable. The computation of observabfity cost of an arbitrary functional unit (RT statement) is more compficatea, because the prop agation of a signal at the input of a functional unit a% penas on the controllabl~ty of other inputs to the same unit, i.e., a hara-t~control input may cause dlfficultiw in the propagation of values at the other inputs. The formda for computing the observability cost for each input operana of a functional unit becomes
During the observability evaluation of the CDFG, the observability cost of a variable is recoraea every time it is computes. The number of &fferent observability costs for each variable is equal to the number of RT statements in which the variable occurs as an operana variable. The combines observability value for a variable is calculate by taking the average of all the observability costs recoraea for the variable. ThE average observabihty value represents the Mculty in propagating the content of the variable to the primary outputs.
Testability Grading
Mer a high-level testabihty analysis, the computes measures incluae the contro~abihty of branch/loop conaitious, the contro~ablfity ana observabfity of assignment noaea, ana the controllablfity ana observability of variables ana signals, as she-at the top of Figure 1 . The testability values of various portions of a aesign can be combines accorting to their type ana m~eight,as shorn in Table 1 . The testab~lty valuf rom various components can be combmea by computing the weightd-aueTage of their testability valum.
First, the contro~abflity value of every branch from a aecision nose can be combines; each branch has a weight equal to the number of noaw folloting each branch. The combination of the twtabitity of all ac ision noaea proviaes the testabihty estimate for the control flow of the system. The combines testabi~ty value of an assignment nose is computes by taking the average of its control-lab~lty ana observability valuw. Then the combmea testabihty of all assi~ment noaea is computes by taking the weighted-auerage of the testability value from each assignment nose. The r~ultant testabfity rep resents the testabltity of the aata flow of the system. Together tith the t=tabifity of the control flow, we have an estimate of the testabfity of the entire CDFG, which is dso referrea to as the functional network in Figure 1 .
The testability of each variable/signal is calculate bv combining the testabititv values COrnDUtea aurht &tabifity a~alysis. The weight of each &iable equal;
Log2 of the number of bits aefinea for the variable, tith 1 as the mtilmum weight. This is aone to avoia placing too much weight on large variablw such as memory arrays. The controflabitity ana observability values are first comblnea for each variable/signal; then, the testabi~ty valua of all variabl~/signals are combines to form a single value representing the testabtity of the underlying aata ana interconnect framework. This combmea t=tabi~ty value protia~a testability estimate of the aata network.
Finally, the testabtity of the functional network ana the aata network can be combines to generate a quan-. titative mwure of system testabihty. Notice that this single measure can range from zero (easfly testable) to infinity (not testable), assuming infinity is a large integer. The fo~owing formula can be utihzed to transform the testabihty value into a testabfity-grade (TG) number between zero and 100, which is a notation commonly used. Similar to the fault coverage value repre senting the level of testab~lty for a circuit, the testability grade repr=ents the system tatabdity at the high level.
Variable Selection Procedwe
Conventional partial-scan selection approachm perform the fipflop selection at the gat~level, after the structure of the circuit is known. Our approach utizes high-level information to guide the scan selection process in order to generate the optimal partial-scan implementation. Gat&level techniquw tend to select individual fipflops that meets certain testability criteria, while our approach requires au flipflops that correspond to the selected variables to be scanned.
The selection algorithm starts by obtaining the register mapping information from the gat~level registers to the variables defined at the high level. During high-level synthesis, registers may be allocated for some variables, while the other variables are treated as temporary signals, and no registers are a~ocated. Before variable selection is performed, all registered variables are recognized and placed on the candidates lfit for selection. After the register mapping is ob tained, variables that are costly to scan and variables that~W not contribute to testablfity improvement are eliminated from the selection process; large arrays and output buffers are removed from the candidates ltit.
Selection Algorithm
The selection procedure requires three major components: the candidate &t, the solution fist, and the testabifity grading engine. The candidate~it contains au registered variables with the exception of large arrays and output buffers. The solution fist is the record of partial-scan solutions developed during the iterative selection process. The testablfity grading engine is the tool developed to perform testability grading using the proposed controHablhty and observab~lty measures. k this work, a solution is de~ed as a combination of variables selected for partial-scan implementation, md each solution has its testabfity grade and associated scan cost (bit-width). The solutions are ranked fist by increasing testability and second by decreasing scan cost, because a good partial-scan solution should achieve high testabi~ty wtie requiring a tilmal number of scan &p flops. A seed is the highest ranking solution in the solution fist. The first step of the selection process is to evaluate the testability impact of each candidate variable. Testabtity grading is performed indlvidua~y assuming each variable is fully controllable and observable this is to simulate the effects of scanning the corresponding registers. The result is a tist of singl~variable solutions, each with a testability grade and scan cost. The best solutions are stored in the solution list for the next iteration. k our experiments, only the five best solutions are stored on the solution list.
The next step is an iterative process starting from the existing singl~variable solutions. hstead of the exhaustive approach that is of 0(2N) complexity, where N is the number of variables, we have developed an 0(N2) greedy algorithm to select the best combinations of variables for partial-scan. The algorithm starts by using the five best solutions from the solution Kst as seeds. For each seed, variables not already present in the seed are added individually to the seed to form new solutions. For each of these newly formed solutions, testab~lty grading is performed on the design, treating the selected variables as fu~y controllable and observable elements. Then the testabihty grade and the scan cost are stored with the solution, and the so lution is inserted into the solution Yit according to its testablfity grade and cost.
At the end of an iteration, a brief examination til reveal whether there are testability improvements among the best solutions in the solution Ust. If the maximum test abtiity grade have not increased in the current iteration, it means the optimal testability level has been achieved, and the procedure terminates. Otherwise, more iterations are required until no further testability improvement can be achieved. The variable selection algorithm is also prmented pictorially in Figure 2. 
Barcode Example
The output of the variable selection process is a testabdity-and-cost graph, simtiar to the one shown in Figure 3 Each flat segment on the testablfity grade curve rep resents a group of solutions having sfillar testabi~ty wMe each solution scans different subsets of registers. Since the proposed variable selection approach is an estimation technique, it do= not predict the exact fault coverage of the circuits. However, the increasing trend d~played by the fault coverage curve demon-strate= good correlation between the testablfity grades and the actual fault coverages.
Notice the plateau region formed by both the testability grade and the fault coverage curve at the righthand side of the figure. This occurs when the selection algorithm cannot develop better solutions with higher testability grades. One reason is that no further testability improvements can be achieved even if more variablw are selected for scan. The second reason is that firther testabihty improvement is very costly. Wile the partial-scan implementation for several solutions can achieve very high fatit coverage, the least costly solution is preferred. For the Barcode design, Solution. 1 requirw only 58% of &p flops to be scanned to achieve maximum testabihty.
Eqerimentd Results
Experiments were conducted to demonstrate the effectiveness of the proposed partial-scan selection technique. The gat+level net~its were obtained using D+ sign Comptier [10] . Each synth=ized circuit contains the entire system, including the control logic and the datapath. Automatic test generation was conducted using the tool from Sunrise Test Systems [11] .
To compare the performance of different partialscan selection techniques, three partial-scan circuits were implemented for each design. The fist version scans the fllpflops suggested by OPUS [9] to break all cycles in the circuit structure. The second version scans the fipflops selected by Autoloop [11] targeting 9570 fault efficiency. The third version scans the registers suggested by the proposed variable selection technique. The time spent for the variable selection prc ess rang= from a few seconds for the smallest design to more than 15 hours for the Iarg=t design. OPUS and Autoloop are gat~level tooh while ours is a highlevel tool. The full-scan fault coverage is also Hsted for reference. The results are shown in in Table 2. For DHRC, the variable selection technique selected 26% of the flip flops and achieved 98.2~o fault coverage. Although OPUS selected only two fli~flops to achieve 97.570 fault coverage, it is much more dlficult and costly to gain additional testabihty improvement.
Our approach is able to obtain very high fault coverage for GCD wtie the number of flip flops selected is much less compared to the rwults of Autoloop. Autoloop. However, our approach selects more flip flops in AM291O to achieve similar testability compared to the other two approach=, the difference being that our approach selects every fipflops in a variable, while others select only a portion of the registers.
The results for GL85 and i8251 are very simtiar to each other. Our approach selects more Wlpflops compared to OPUS, but less compared to Autoloop, whale the fault coverage achieved by variable selection is also between OPUS and Autoloop.
In general, the circuits produced by the variable .. . Prim.: number of logic primitives Var.: number of registered variables Scan %: percentage of DFFs scanned FC: fau~coverage V.S. %: percentage ofregistered wriablm selected forpartial scan selection tectilque are able to achieve higher fault coverage compared to circuits produced by OPUS, and stightly lower fault coverage compared to circuits generated by Autoloop. The proposed partial-scan technique produces circuits with smaller logic overhead compared to circuits generated by Autoloop, and sfightly higher logic overhead compared to circuits prd uced by OPUS.
Conclusions
A variable selection for partial-scan approach is de scribed in this paper. Variables defined at the high level are selected for scan based on their abi~ty to improve the testabih~of the system. The selection prc edure is an iterative process in which variablw are selected increment dy until no further testability improvements can be achieved.
The result of the selection process is an estimation of the amount of scan registers required to achieve high fault coverage. The designer may allocate circuit area for scan circuitry using the estimated scan cost early in the design flow. The testabifi~-and-cost graph also a~ows designers to control the trad~ofi between testabtilty and scan cost. Furthermore, by identi&ig partial-scan solutions at the high level, the synthesis tool can perform logic optimization which can reduce the scan cost in the gat~level implementation.
